

MODEL NAME : CAM00

PCB NO : LA-E331P

BOM P/N :

# Dell/Compal Confidential

## Schematic Document Berlinetta MLK (KABY LAKE-H)

2016-10-26

Rev: 1.0 (A00)

@ : Nopop Component

@SPAD@ : Nopop Component 0 Ohm Short-PAD

XDP@ : Nopop Component

CONN@ : Connector Component

R1@ / R3@ : R1/R3 CPN for CPU, GPU, PCB

TPM@ : TPM function

EMC@ : Pop of EMI parts

Q1VRAMS@ : Samsung GDDR5 for Q1-GPU

Q1VRAMM@ : Micron GDDR5 for Q1-GPU

G0VRAMS@ : Samsung GDDR5 for G0-GPU

G0VRAMM@ : Micron GDDR5 for G0-GPU

G0VRAMH@ : Hynix GDDR5 for G0-GPU

BreakDown@ : for measure power consumption

Q1@ : GPU N16PQ1 & N17PQ1




G0@ : GPU N17PG0

UMA@ / DIS@ : UMA/DIS


CSMB@ : G0

BC@ : Q1

SPAD@ : Nopop Component 0 Ohm Short-PAD for NPI test require




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/08/25	Deciphered Date	2011/08/25	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-E331P	0.1000
				Date	Wednesday, October 26, 2016	Sheet



Compal Confidential

Project Code : CAM00  
File Name :



Board ID	Resistor
X00	N/A
X01	
X02	
X03	
A00	

USB3	DESTINATION
1	USB Conn 1 (Right Side)
2	USB Conn 2 (Left Side)
3	None
4	None
5	None
6	None

USB 2.0	DESTINATION
1	USB Conn 1 (Right Side)
2	USB Conn 2 (Left Side)
3	None
4	NGFF-1 WLAN + BT
5	None
6	None
7	None
8	None
9	Touch screen
10	None
11	None
12	CAMERA



DDI	DESTINATION
1	Alpine Ridge
2	Alpine Ridge
3	None


LPC	DESTINATION
LPC0	MEC5085
LPC1	DEBUG PORT

PCI EXPRESS	DESTINATION	USB3	DESTINATION
Lane 1	NGFF-1 WLAN + BT	7	None
Lane 2	CARD READER	8	None
Lane 3	None	9	None
Lane 4	None	10	None
Lane 5	None		
Lane 6	None		
Lane 7	None		
Lane 8	None		
Lane 9	SSD	SATA	DESTINATION
Lane 10	SSD	0A	SSD
Lane 11	SSD	1A	N/A
Lane 12	SSD	N/A	N/A
Lane 13	SSD	N/A	N/A
Lane 14	SSD	0B	None
Lane 15	SSD	1B	HDD
Lane 16	Alpine Ridge	2	None
		3	None








CLKOUT_PCIE	DESTINATION	CLKOUT_PCIE	DESTINATION
0	None	10	None
1	None	11	None
2	None	12	None
3	NGFF-1 WLAN	13	None
4	CARD READER	14	None
5	Thunderbolt	15	None
6	NGFF-2 SSD		
7	GPU		
8	None		
9	None		

Symbol Note :



 : means Digital Ground
  : means Analog Ground




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SMBus Block Diagram	
Size		Document Number		Rev	
Custom				0.1000	
Date		Wednesday, October 26, 2016		Sheet 5 of 75	



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				XDP CONN	
				Size	Document Number
				Date:	Wednesday, October 26, 2016
				Sheet	6 of 75
				Rev	0.1(200)




## Interleave






## CFG Straps for Processor


Stall reset sequence after PCU PLL lock until de-asserted	
CFG0	<p>* 1 = (Default) Normal Operation; No stall.</p> <p>0 = Stall.</p>




PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS	
CFG2	<p>1: Normal Operation; Lane # definition matches socket pin map definition</p> <p>★ 0: Lane Reversed</p>









Display Port Presence Strap	
CFG4	<p>1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>* 0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p>



PCIe Port Bifurcation Straps	
CFG[6:5]	*11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	<p>* 1: (Default) PEG Train immediately following xxRESETB de assertion</p> <p>0: PEG Wait for BIOS for training</p>




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	PROCESSOR(4/7) RSVD.CFG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C		0.1000
Date: Wednesday, October 26, 2016				Sheet	9	of 75







Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	PROCESSOR(6/7) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		01(0)
				Date:	Wednesday, October 26, 2016	Sheet 11 of 75




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR(2/7) PM,XDP,CLK
Size Custom		Document Number		Rev 0.10000
Date: Wednesday, October 26, 2016		Sheet 12 of 75		



SKL-H\_BGA1440  
REV = 1





SKL-H\_BGA1440  
REV = 1



SKL-H\_BGA1440  
REV = 1

The circuit diagram shows a 5-bit DAC implemented with a 0.6V voltage source and five resistors. The resistors are labeled CD12, CD13, CD14, CD15, and CD16, each with a value of 100.0000 and a tolerance of 0.5000M. The resistors are connected in a ladder configuration to the positive terminal of the 0.6V source. The negative terminal of the source is connected to ground, indicated by a triangle symbol.




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
	2011/08/25	Deciphered Date	2012/07/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAI ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAI ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAI ELECTRONICS, INC.				Size Document Number		
				<b>LA-E33IP</b>		
				Date: Wednesday, October 26, 2016		
				Sheet 14 of 75		
				Rev 0.1000		












## RTC CRYSTAL




EMI10005 (20161003)  
Change RA96/RA97 from 0 ohm  
to 33 ohm for panel flicker issue




20160 0420 follow Avandotor and Dino 2 MLK same part

SPI ROM FOR ME ( 32MByte )






















HWD10036 (20161019)  
Change 0ohm to short pad

Follow Beaver Creek




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (2/8) SMBUS, CLK, SPI, LPC		
				Size	Document Number	Rev
				LA-E331P		
				Date:	Wednesday, October 26, 2016	Sheet 17 of 75









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2011/08/25		2012/07/25		PCH (4/8) PCL USB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	Rev
				LA-E331P	0.1(100)
				Date: Wednesday, October 26, 2016	Sheet 19 of 75































- HWD10032 (20161018)
1. Change below component from SE000000K80 (X5R) to E00001EP00 (X7R)  
CV859, CV860, CV865, CV866, CV874  
CV875, CV876, CV877, CV885, CV886  
CV887, CV888, CV889, CV890, CV894,  
CV898, CV899, CV900, CV901, CV902,  
CV903
  2. Change below component from SE000005T80 (X5R) to SE000010T00 (X6S)  
CV864, CV873, CV880, CV881  
CV883, CV884, CV896, CV897
  3. Change below component from SE00000M000 (X5R) to SE00001CA00 (X6S)  
CV863, CV869, CV870, CV872  
CV882, CV924
  4. Change below component from SE107475K80 (X5R) to SE00000G300 (X6S)  
CV878, CV879, CV895



CALIBRATION PIN	GDDR5
FB_CAL_x_PD_VDDQ	40.2 ohm
FB_CAL_x_PU_GND	40.2 ohm
FB_CAL_xTERM_GND	60.4 ohm




## GPU Power Up Sequence




The ramp time for any rail must be more than 40us and less than 2ms.


## GPU GC6 Entry Sequence







## GPU GC6 Exit Sequence




## GPU Power Down Sequence




Security Classification	Compal Secret Data			Title	
Issued Date	2013/09/09	Deciphered Date	2014/09/09	N17P Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-E331P	
				Rev	0.1000
				Date:	Wednesday, October 26, 2016
				Sheet	25 of 75







Memory Partition A- Lower 32 bit









Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000 <b>SAMSUNG</b>	0000
10.0 kΩ	1001 <b>MICRON</b>	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

Table 4. N17P-Q1 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V	Samsung	K4G80325FB-HC03	B-die	0x8	6 Gbps	N/A	Full	Production candidate
			Micron	MT51J256M32HF-60:A	A-die	0x9	6 Gbps	N/A	Full	Production candidate

Notes:

- For N17P-Q1, the maximum allowable memory case temperature is 85 °C.

Table 1. N16P-Q3 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade (Gbps)	Qual Freq (MHz)	Date Code Alert	Qual Plan	ETA
8 Gb	256Mx32 <sup>2</sup>	1.35V	Samsung	K4G80325FB-HC03	B-die	0x8	5 Gbps	2500	N/A	Full	Done
			Micron	MT51J256M32HF-60:A	A-die	0x9	5 Gbps	2500	N/A	Full	Done

Notes:

- For N16P-Q3, the maximum allowable memory case temperature is 85 °C.
- 8 Gb is supported in x32 configuration only (no x16 support planned).

SMB_ALT_ADDR	State	DEVID_SEL	State	PCIE_CFG	State	VGA_DEVICE	State
Low	Single GPU	Low	Original Device ID	Low	Normal signal swing	Low	3D Device
High	Dual GPU	High	Re-brand Device ID	High	Reduce the signal amplitude	High	VGA Device

Table 5.5 SMB ALT\_ADDR, DEVID\_SEL, PCIE\_CFG, VGA\_DEVICE

Strap Pins Note 1			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0

Table 5.2 RAMCFG

Strap Pins see Note			RAMCFG Setting Number	
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)	
L	L	L	0 (0x0000)	<b>SAMSUNG</b>
L	L	H	1 (0x0001)	<b>MICRON</b>
L	H	L	2 (0x0002)	<b>HYNIX</b>

N17P-G0/-G1 GDDR5 MEMORY RVL

NVIDIA recommends the following GDDR5 memories for use in conjunction with notebook designs using N17P-G0/-G1 GPUs.

Table 1. N17P-G0/-G1 GDDR5 Recommended Memories

Memory Type	FBVDD/FBVDDQ	Memory Density	Allowed Memory Configuration	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed CK Grade (MHz)	Memory Date Code Minimum	Status
GDDR5	1.35V/ 1.35V and 1.5V/ 1.5V See Note 2	8 Gb	256Mx32	Samsung	K4G80325FB-HC28	B-die	0x0	3500	N/A	Production candidate
				Micron	MT51J256M32HF-70:A	A-die	0x1	3500	N/A	Production candidate
				Hynix	H5GQ8H24MUR-R0C	M-die	0x2	3500	N/A	Post-production candidate

Note:

- For N17P-Gx, the maximum allowable memory case temperature is 85 °C.
- N17P-Gx runs WCLK up to 3000 MHz with FBVDD=1.35V. DVS is required to run WCLK > 3000 MHz.

Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping


Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND.			
STRAP2	Do not stuff.			
STRAP3				
STRAP4				

Berlinetta MLK			
Straps	(N17P-Q1)	(N17P-G0)	
Net NAME	state	State	defind
ROM_SCLK	PD 5K	"M"	SOR_EXPOSED(LSB)
ROM_SI	Base on memory RVL.	"H"	SOR_EXPOSED
ROM_SO	PD 5K	"H"	SOR_EXPOSED(MSB)
STRAP0	PU 49.9K		RAMCFG(LSB)
STRAP1	Do not stuff		RAMCFG
STRAP2	Do not stuff		RAMCFG(MSB)
STRAP3	Do not stuff	"L"	SMB_ALT_ADDR(0), DEVIE_SEL(0)
STRAP4	Do not stuff	"L"	PCIE_CFG(0), VGA_DEVICE(0)
STRAP5	Unused	"L"	


Security Classification	Compal Secret Data		Title	
Issued Date	2013/09/09	Deciphered Date	2014/09/09	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	LA-E331P		Rev
C		Date: Wednesday, October 26, 2016		1
		ISheet	30 of 75	




**+5VALW to +5VS  
+3VALW to +3VS**




**Touch Screen Load Switch & Card Reader**




**eDP & Camera Load Switch**




**Alpine Ridge(TBT) Load Switch**




**WLAN Load Switch**




**+3VALW to +3V\_PCH**





**HDD, SSD Load Switch**



**+VCCST Load Switch**









## DDR4 VPP Load Switch

20160623 delete DDR4 VPP load switch change to PW p70

## +VCCSTG Load Switch




## +VCCPLL\_OC Load Switch




Security Classification	Compal Secret Data		Title	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	EC ENE-KB9012/ KC3810
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number LA-E331P
				Rev 0.1(100)
				Date: Wednesday, October 26, 2016 Sheet 33 of 75


LCD backlight PWR CTRL





*CCD Conn.*



*Touch Screen Conn.*




**eDP & TS Conn.**






Security Classification		Compul Secret Data		Title		Compul Electronics, Inc.	
Issued Date		2011/08/25		Deciphered Date		2012/07/25	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND UNCLASSIFIED INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE COMPETENT DIVISION OF RUD.				eDP <i>ITS</i> conn.		Rev 6.1/00	
DEPARTMENT ENGINEER AS AUTHORIZED BY COMPUL ELECTRONICS, INC. WITHIN THIS SHEET NO INFORMATION IS CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.				LA-E331P			
Date		Wednesday, August 24, 2016		Sheet		34 of 75	







Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date	2014/01/20	Deciphered Date	2012/07/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AR TBT (1/2) DP / PCIE		
				Size	Document Number	Rev
				C	LA-E31P	0.1(000)
Date:				Wednesday, October 26, 2016	Sheet	36 of 75





the PD RST will keep low, it will let PD work abnormal.[Ex. Type-c adapter plug in]

HRESET	D6	Digital IO	H-2	Active high hardware reset input. Assertion will cause a reboot sequence. Ground pin when HRESET functionality will not be used.
--------	----	------------	-----	--



c. GPIO 8 (CONFIG) is a dedicated GPIO that must have a pull-up and pull-down resistor option included in the HW design. When B2D has a SPI Flash Connected, the safest option is to use the "Infinite Retry" setting, which will prevent from loading an incorrect configuration. For this setting, GPIO 8 needs to be pulled to LDO\_3V3, which effectively removes the divider (DIV = 1).









Figure 78. Factory Configuration Resistor Divider

Table 13. Factory Device Configuration Selection

DIV_min	DIV_max	Factory Device Configuration	Description
0.70	1.00	0.70	Infinite boot retry from Flash to Host 10^6 cycles.




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/01/20	Deciphered Date	2012/07/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PD USB TYPE-C	
Size	Document Number	Rev		0.1000	
C	LA-E331P				
Date:	Wednesday, October 26, 2016	Sheet	39	of	75






M.2 Slot-A Key-A (WLAN + BT)






# M.2 Slot-C Key-M (SSD)

PCIe SSD


SATA SSD



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/08/25		Title	
		Deciphered Date		SSD	
				Size	
				Document Number	
				LA-E331P	
				Rev	
				0.1000	
				Date:	
				Wednesday, October 26, 2016	
				Sheet	
				42 of 75	

**HDD CONN**

### Free Fall Sensor





Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i> <b>DC/DC INTERFACE</b>		
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-E31P	1 of 1000
				Date:	Wednesday, October 26, 2016	Sheet 43 of 75


USB Powershare

Device Control Pins				Flow Line Condition
CTL1	CTL2	CTL3	ILIM_SEL	
0	1	1	X	DCP AUTO
1	1	1	0	SDP
1	1	1	1	CDP



Suspend mode	CTL1 = 0 : Enable Power Share DCP mode in Suspend mode
	CTL1 = 1 : Disable Power Share in Suspend mode (For Support USB wake)
S0 mode	ILIM_SEL = 0 : SDP mode (0.9A by ILIM_LO setting)
	ILIM_SEL = 1 : CDP mode (STATUS# trigger by ILIM_HI =2.2A)




USB3.0 / USB2.0 Port1 (Right Side)




USB3.0 / USB2.0 Port2 (Left Side)







**USB3.0 / USB2.0 Port1 (Right Side)**





**USB3.0 / USB2.0 Port2 (Left Side)**




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	
				USB conn.	
				Size	Document Number
				LA-E331P	
				Rev	0.1(100)
				Date	Wednesday, October 26, 2016
				Sheet	45 of 75








## BATT LED Power Button




## Battery Gauge LED




## Finger Print circuit

### Fingerprint Reader CONN



( Fingerprint Reader )  
Current capability: 3.3V 150mA




12/10 : JFPB1 Follow ME P/N and CIS SP01001Y900  
12/18 : FPR connect pin define mirror vertically for BOT side

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LED indicator
Size	C	Document Number	LA-E331P	Rev
Date:	Wednesday, October 26, 2016	Sheet	48	of 75


Card Reader

Pin11, Pin12 trace fixed width is 40 mils.  
Pin27 trace fixed width is 30mils.  
Pin10, pin14, pin18 trace fixed width is 20 mils.  
Pin 9 trace fixed width is 12 mils.  
Trace routing length < 200mils.  
Via size: Pad>=28 mils, Finished hole>=16 mils.




## AUDIO Board Conn.


20160415 follow berlinetta board to board CONN




## Keyboard Controller board + DMIC




## Lid Switch



## Screw Hole










## RTC Battery With Charge Function




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TPM/MTB conn.	
				Size	Document Number
				LA-E331P	
				Date:	Wednesday, October 26, 2016
				Sheet	50 of 75
				Rev	0.1(200)

# HD Audio Codec




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/07/04	Deciphered Date	2013/10/28	Title	P21-Audio Codec
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-E331P	Rev 0.1(000)
				Date: Wednesday, October 26, 2016	Sheet 51 of 75


- 2016/03/27 follow Berlinetta Audio Jack circuit



• 2016/03/27 follow Berlinetta +3VS To +1.8VS\_AUDIO circuit



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/07/04	Deciphered Date	2013/10/28	Title	P22-Audio Conn	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-E331P		
				Date:	Wednesday, October 26, 2016	Sheet 52 of 75





**SMART  
Battery:**  
01.BAT+  
02.BAT+  
03.BAT+  
04.BAT+  
05.CLK\_SMB  
06.DAT\_SMB  
07.BATT\_PRS  
08.SYS\_PRS  
09.GND  
10.GND  
11.GND  
12.GND

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



**LA-E331P**

Date: Wednesday, October 26, 2016 Sheet 54 of 75



# Barrel Adapter

## S1 P-MOSFET

## S2 P-MOSFET


## EMI solution for layout placement space

## USB type-C Adapter / PD

### S11

### S6 P-MOSFET


### S7 P-MOSFET



Docking Power Control(41.1), Support component(41.2)

DISCLAIMER: THIS DOCUMENT IS A PRELIMINARY DESIGN AND SPECIFICATION. IT IS NOT A FINAL DESIGN. THE DESIGNER SHALL BE RESPONSIBLE FOR THE DESIGN AND SPECIFICATION. THE DESIGNER SHALL BE RESPONSIBLE FOR THE DESIGN AND SPECIFICATION. THE DESIGNER SHALL BE RESPONSIBLE FOR THE DESIGN AND SPECIFICATION.





3.3VALWP  
TDC 5.7A  
Peak Current 8.1A  
OCP current 9.7A

5VALWP  
TDC 7.4A  
Peak Current 10.5A  
OCP current 12.6A


3V/5V controller(35.1), Support component(35.2)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.			
Title			
PWR-3VALWP/5VALWP			
Size	Document Number	Rev	
	LA-E331P	0.1(00)	
Date:	Wednesday, October 26, 2016	Sheet	57 of 75





1.2Volt +/- 5%  
TDC 4.2A  
Peak Current 6A  
OCP current 7.2A

0.6Volt +/- 5%  
TDC 0.7A  
Peak Current 1A  
OCP Current 1.2A

DDR controller(35.3), Support component(35.4)


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.

Title		+1.35V_MEN/+0.675V_DDR_VTT	
Size	Document Number	LA-E331P	
Date	Wednesday, October 26, 2016	Sheet	59 of 75


Rev 0.1(000)



PROG sets  
 PROG1 Vboot :0V  
 slew rate :30 mV/uS  
 PROG2 IMAX VR A :70A  
 PROG3 IMAX VR A :55A  
 DROOP VR GT :Active  
 DROOP VR SA :Active  
 VR A and VR GT SWITCHING FREQUENCY:583 (kHz)  
 VR SA IMAX(A):1.2A  
 VR SA SWITCHING FREQUENCY :450 (kHz)

CPU\_Vcore controller(36.1),Drivers(36.2), Support component(36.3)  
 Acoustic Noise B+ Bulk CAP 37.2

File	<Title>
Doc	Document Number
Comp	Component
Date	Wednesday, October 26, 2016
Sheet	60 of 76




VCC\_core  
 PL2 TDC\_default):50A  
 PL2 TDC\_max (40Sec):56A  
 Peak Current 68A  
 DC Load line -1.8mV/A  
 AC Load line -1.8mV/A  
 OCP Current 83.2A  
 DCR 0.97mohm +/-5%

CPU\_Vcore controller(36.1),Drivers(36.2), Support component(36.3)  
 CPU\_Core output CAP(36.4),Acoust i c Nöse B+ Bük AR 37 2

Title		<Title>	Rev 0.1(000)
Size	Document Number	LA-E331P	
Date:	Wednesday, October 26, 2016	Sheet	61 of 75




```
VCCGT (Base on PDDG rev 0.7)
PL2 TDC_default):25
PL2 TDC_max (40Sec):39A
Max Current 55A
DC Load line -2.65mV/A
AC Load line -2.65mV/A
OCP Current 66.7A
DCR 0.98mohm +/-5%
```




```
VCCSA (Base on PDDG rev 0.7)
PL2 TDC_default:10A
PL2 TDC_max (40Sec):10A
Max Current 11A
DC Load line -9.1mV/A
AC Load line -9.1mV/A
OCP Current 20A
DCR 6.2 ± 5%
```

CPU\_Vcore controller(36.1), Drivers(36.2), Support component(36.3), GFX output CAP(36.5)

Title					
Size				Document Number	
Customer				Rev	
Date: Wednesday, October 26, 2016				0.1 (p00)	
Sheet				62 of 75	







+1.0VSP/1.05VSP  
TDC 3A  
Peak Current TBD  
OCP current 6A

VFB=0.6V  
Vout=0.6V\* (1+Rup/Rdown)  
For G0 Vout=1V @Rup=90.9K (PN:SD034909280)  
For Q1 Vout=1.05V @Rup=100K (PN:SD034100380)

The current limit is set to 6A, 8A or 12A when this pin is pull low, floating or pull high


GPU other power\_Regulatorr(43.7), Support component(43.8)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2013/10/28	Title	P64-PWR +1VS GFX
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-E331P
				Date:	Wednesday, October 26, 2016
				Sheet	65 of 75

VGA\_CORE controller(43.1), Support component(43.2)  
VGA\_CORE Drivers (43.3), GPU Core Output CAP (43.9)

Under:  
4.7U\_0603\_6.3VAK \*16  
1U\_0402\_6.3VAK \*10

Near:  
10U\_0805\_6.3V6M\*7  
22U\_0805\_6.3V6M \*7  
4.7U\_0805\_6.3V6K \*6  
330u\*3

	<b>Compal Electronics, Inc.</b>		
	file		
	<b>VGA CORE</b>		
	<b>LA-E331P</b>		
	Size	Document Number	Rev 0.1(000)
Date	Wednesday, October 23, 2016		
	Sheet	56	of 75

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





For G0

Operation Phase Number	PSI Voltage Setting
1phase with DEM	0V to 0.4V
1phase with CCM	0.7V to 0.88V

	1Phase DEM	1Phase CCM
PSI	0V	
Ra	NC	10Kohm
Rb	NC	0ohm
Rc	0ohm	8.06Kohm

```
+GPU_CORE_VDD5
TDC 12A
Peak Current 16A
OCP current 21A
DCR 0.98mohm +/- 5%
```

		MIN		MAX
H/S	Rds(on)	:	3.7mohm	, 4.5mohm
L/S	Rds(on)	:	1.5mohm	, 1.9mohm



Under:  
4.7U\_0603\_6.3VAK \*6  
1U\_0402\_6.3VAK \*4

```
Near:
10U_0603_6.3V6M  *3
22U_0805_6.3V6M  *3
330u*2
```

DELL CONFIDENTIAL/PROPRIETARY

- VGA\_CORE controller(43.1), Support component(43.2)
- VGA\_CORE Drivers (43.3), GPU Core Output CAP (43.9)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




**Compal Electronics, Inc.**

+GPU\_CORE\_VDDS

**LA-E331P**

Date: Wednesday, October 26, 2016 Sheet 67 of 75

For G0



$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$

+1.8V DGPU  
TDC 1A  
Peak Current TBD  
OCP current 3A(FIX)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/13	Deciphered Date	2012/06/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSP	
				Size B	Document Number
				Date:	Wednesday, October 26, 2016
				Sheet	68 of 75






2.5V\_MEM controller(35.13), Support component(35.14)

```
+2.5V_MEM
TDC 0.63A
Peak Current 0.9A
OCP Current 3.5A
```

```
EE no need 2.5V_PWROK
Delete 2.5V_PWROK
```



Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PWR +2.5V MEM</b>		
				Size	Document Number	Rev
					<b>LA-D993P</b>	0.1(X00)
Date: Wednesday, October 26, 2016				Sheet	70	of 70

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	NA	NA	2014/12/12	EE	NA		X01
2				EE			X01
3				EE			X01
4				EE			X01
5				EE			X01
6				EE			X01
7				EE			X01
8				EE			X01
9				EE			X01
10				EE			X01
11				EE			X01
12				EE			X01
13				EE			X01
14				EE			X01
15				EE			X01
16				EE			X01
17				EE			X01
18				EE			X01
19				EE			X01
20				EE			X01
21				EE			X01
22				EE			X01
23				EE			X01
24				EE			X01
25				EE			X01
26				EE			X01
27				EE			
28				EE			
29				EE			
30				EE			
31				EE			
32				EE			
33				EE			
34				EE			
35				EE			
36				EE			
37				EE			
38				EE			
39				EE			
40				EE			
41				EE			

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	NA	NA	2014/12/12	EE	NA	NA	X01
2				EE			X01
3				EE			X01
4				EE			X01
5				EE			X01
6				EE			X01
7				EE			X01
8				EE			X01
9				EE			X01
10				EE			X01
11				EE			X01
12				EE			X01
13				EE			X01
14				EE			X01
15				EE			X01
16				EE			X01
17				EE			X01
18				EE			X01
19				EE			X01
20				EE			X01
21				EE			X01
22				EE			X01
23				EE			X01
24				EE			X01
25				EE			X01
26				EE			
27				EE			
28				EE			
29				EE			
30				EE			
31				EE			
32				EE			
33				EE			
34				EE			
35				EE			
36				EE			
37				EE			
38				EE			
39				EE			
40				EE			
41				EE			